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Cryogenic MOS Transistor Model
Arnout Beckers, Farzan Jazaeri, and Christian Enz
Abstract—This paper presents a physics-based analyt-
ical model for the MOS transistor operating continuously
from room temperature down to liquid-helium temperature
(4.2K) from depletion to strong inversion and in the linear
and saturation regimes. The model is developed relying on
the 1D Poisson equation and the drift-diffusion transport
mechanism. The validity of the Maxwell-Boltzmann approx-
imation is demonstrated in the limit to zero Kelvin as a re-
sult of dopant freeze-out in cryogenic equilibrium. Explicit
MOS transistor expressions are then derived including
incomplete dopant-ionization, bandgap widening, mobility
reduction, and interface charge traps. The temperature-
dependency of the interface trapping process explains the
discrepancy between the measured value of the subthresh-
old swing and the thermal limit at deep-cryogenic temper-
atures. The accuracy of the developed model is validated
by experimental results on a commercially available 28
nm bulk CMOS process. The proposed model provides
the core expressions for the development of physically-
accurate compact models dedicated to low-temperature
CMOS circuit simulation.
Index Terms—cryogenic MOSFET, cryo-CMOS, freeze-
out, incomplete ionization, interface traps, low temperature,
MOS transistor, physical modeling
I. INTRODUCTION
ADVANCED CMOS processes perform increasingly wellfrom room temperature down to deep-cryogenic tem-
peratures (< 10 K) [1]–[4]. At these temperatures the ideal
switch with a step-like subthreshold slope comes within reach
[5]. Furthermore, cryo-electronics [6]–[8] can provide an in-
terface with superconducting devices on the quest for exascale
supercomputing [9]. Ultimately, quantum-engineered devices
controlled by cryo-CMOS circuits can bring new functionality
to existing computing technologies [10], [11].
Large-scale integration of silicon spin qubits [12], [13] and
cryo-CMOS control circuits is envisioned to take solid-state
quantum computing to the next level [14]. Digital, analog,
and RF CMOS circuits [15]–[17] are then required to operate
at millikelvin temperatures for initialization, manipulation,
and read-out of the qubits, as well as error correction [18],
[19]. Since the cooling power at millikelvin temperatures is
reduced, the system could feature a cryogenic temperature
gradient, where the control circuits operate at a higher cryo-
genic temperature than the qubits, e.g. 4.2 K [15]. However, the
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optimal design of power-hungry and thermal-noise dissipating
circuits operating in close proximity to the qubits is yet to be
explored. In this context, the main hurdle to overcome is the
lack of compact MOS transistor models in circuit simulators,
remaining physically accurate below 10 K [15], [17].
II. CRYO-MOS TRANSISTOR MODELING
The low-temperature circuits developed for spacecraft [20],
[21], scientific equipment [22], ultra-low-noise detectors [23],
cryobiology [24], and others, have been custom-designed
relying on a semi-empirical approach. This approach re-
quires laborious and expensive low-temperature measurements
to extract model parameters for tuning room-temperature
compact models to the target low-temperature [23], [25],
[26]. Empirical temperature-scaling laws have been added to
the room temperature physics-based MOS transistor model
[27], [28] to capture cryogenic operation down to 4.2 K
[29]–[31]. However, the discrepancy between the measured
value of the subthreshold swing for a long device at 4.2 K
(≈ 10 mV/decade) [3], [4], [32], and the theoretical thermal
limit, UT ln 10 (≈ 0.8 mV/decade) reveals that something more
fundamental is missing. As we will demonstrate along this
paper, important physical phenomena at low temperatures such
as interface trapping [28], [33] and incomplete ionization [34],
[35] have not been properly included to date. Furthermore,
the intrinsic carrier concentration, ni, takes on extremely
small values below 10 K, causing arithmetic underflow in
implemented analytical expressions or convergence problems
in computer-aided-design simulations [36]–[38]. Therefore,
standard references on semiconductor devices treat only the
cryogenic equilibrium condition in bulk semiconductors above
10 K [27], [28], [39]. Analytical device-physics models, start-
ing from the Poisson equation at low temperature, leave a
gap unfilled between the zero-Kelvin approximation and 77 K
[40]–[43].
In this work, we develop a MOS transistor model valid from
room temperature (RT) down to deep-cryogenic temperatures,
entirely based on physics principles and validated with exper-
imental results. We start by verifying the continued validity of
the Boltzmann statistics down to the deep-cryogenic regime.
III. MOS ELECTROSTATICS FROM RT TO 4.2 K
We model a long, planar n-channel MOS field-effect tran-
sistor in silicon, depicted in Fig. 1. Uniform operation across
the width of the transistor is assumed and the gradual channel
approximation is adopted. The electrostatics can then be
described by the 1D Poisson equation [27], [28].
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A. Poisson-Fermi equation
Merging the 1D Poisson equation with the mobile carrier
concentrations, n and p, given by Fermi-Dirac statistics, gives
∂2ψ(y)
∂y2
= − q
εsi
(−n+ p−N−A ) , (1)
where q is the elementary charge, εsi the silicon permittivity,
and ψ , (EF −Ei)/q the potential, with EF the Fermi-level
and Ei the intrinsic energy level. The first term on the RHS of
equation (1) represents the electron contribution, n, the second
term the hole contribution, p, and the third term the ionized
dopant-contribution, N−A .
1) Incompletely-ionized dopants: Under thermal equilib-
rium, both at room and cryogenic temperatures, the majority
carrier concentration can defer from the implanted doping
value, NA, due to incomplete ionization of the dopants. In
cryogenic equilibrium, incomplete ionization is strong and
known as freeze-out, since thermal dopant-ionization is very
low [35]. However, during MOS operation, also field-assisted
ionization comes into play. Fermi-Dirac statistics provides a
fundamental way to model incomplete ionization which in-
cludes both dopant-ionization mechanisms. The concentration
of ionized dopants, N−A , is then equal to the total concentra-
tion of implanted dopants times the Fermi-Dirac occupation
probability of the acceptor energy EA, i.e.NA × f(EA), or
N−A =
NA
1 + gAe
EA−EF,n
kT
=
NA
1 + gAe
ψA−(ψ−Vch)
UT
, (2)
where the electron quasi-Fermi-level is given by EF,n =
EF−qVch. The RHS of (2) is obtained by replacing EA−EF,n
with EA − Ei + Ei − EF,n in the exponential term, and
by defining an acceptor potential, ψA , (EA − Ei)/q, as
indicated in Fig. 1. The channel voltage, Vch, denotes the
shift of the quasi-Fermi-potential due to the drain-to-source
voltage, VDS. The second expression in (2) highlights the
two dopant-ionization contributions, i.e. the potential (field-
assisted ionization [35]) and temperature (thermal ionization).
The acceptor-site degeneracy factor, gA, is set to four due
to fourfold degeneracy (heavy-light hole, spin up-down) [28],
[39]. Note that setting gA to zero is equivalent to assuming
complete ionization.
2) Mobile carrier concentrations: Since n and p given by
Fermi-Dirac statistics in (1) require numerical integration over
energy, this inhibits explicit solutions for the charge densities
and current in the MOS transistor. Expressing n and p using
Boltzmann statistics allows to obtain such relations. However,
the validity of the Maxwell-Boltzmann approximation down
to deep-cryogenic temperatures is questionable. It has been
reported [38], [42] that semiconductors become strongly de-
generate at deep-cryogenic temperatures, preventing its use.
This is however inconsistent with the zero-Kelvin limits of
the Fermi-level position in the bandgap derived by Pierret
[39]. Therefore, in the next subsection we aim to verify the
Maxwell-Boltzmann approximation down to deep-cryogenic
temperatures.
3) Verification of Boltzmann statistics: We numerically cal-
culate the position of the equilibrium Fermi-level, EF , down to
100 mK relying on Fermi-Dirac statistics in an extrinsic bulk
E
B
S
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-q
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q
4.2 K
Fig. 1. Schematic representation of a long nMOS transistor with
annotated band diagram. The drift-diffusion and Poisson equations are
solved along the x and y-directions respectively. At 4.2 K, and for
NA = 10
18 cm−3, EF lies below EA in the bulk (see Fig. 2a), leading
to bulk freeze-out according to (2). WhenEA bends underEF near the
surface, the acceptor dopants become rapidly completely ionized due
to field-assisted ionization. The quasi-Fermi potential is not taken into
account in this figure.
semiconductor, e.g. p-type silicon. In this case, the Poisson
equation imposes the charge neutrality, pp = N−A , where
pp is expressed by Fermi-Dirac statistics [28], [39] and N−A
by (2). This yields an implicit equation for EF , which is
solved numerically at each temperature and doping value
using an extension of the arithmetic precision. As illustrated
in Fig. 2a, below 120 K, EF remains off the valence band
edge with an offset larger than 3kT for doping values below
the degenerate limit (i.e.NA = 4× 1018 cm−3 in Si:B)
[28], [39], [45]. Note that this is predicted correctly only
when incomplete ionization is taken into account. Complete
ionization (gA = 0) would predict an offset smaller than
3kT for NA = 1018 cm−3, and hence a degenerate semi-
conductor. It should therefore be emphasized that incomplete
ionization maintains the non-degeneracy of a highly-doped
semiconductor at temperatures down to 100 mK. Furthermore,
near zero Kelvin, EF tends to saturate at (EA − Ev)/2 for
all considered doping values. This corresponds to the zero-
Kelvin limit in Pierret [39] assuming Boltzmann statistics.
Using the now validated Maxwell-Boltzmann description for
pp, i.e.Nv exp[(Ev − EF )/kT ], in pp = N−A , leads to a
quadratic equation in exp [(Ev − EF )/kT ] with as solution,
EF − Ev = kT ln Nv
NA
+ kT ln
1 +
√
1 + 4gA
NA
Nv
e
EA−Ev
kT
2
.
(3)
Considering the temperature dependency of Nv [28], [39],
while taking the limit of (3) to 0 K, leads to limT→0K EF =
Ev + (EA − Ev)/2.
Performing the same numerical EF -calculation for an in-
trinsic semiconductor, the extremely small value of ni can be
verified relying on Fermi-Dirac statistics. The Poisson equa-
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Fig. 2. Thermal equilibrium in extrinsic bulk silicon. Right: position of the Fermi-level, EF , in the bandgap as a function of doping and temperature.
TheEF -position is calculated from RT down to 100 mK using an extension of the arithmetic precision and anEF -resolution of 1 meV. Left: magnified
view of the cryogenic regime (below 120 K). When incomplete ionization is taken into account, the distance of EF to the valence-band edge, Ev ,
stays larger than 3kT , validating the use of the Maxwell-Boltzmann approximation down to millikelvin temperatures. This figure applies to the bulk
of the MOS transistor in all regions of operation, and to the whole body of the MOS transistor in the flatband condition. Bandgap temperature
dependency is taken from Varshni [44] and a standard, temperature-independent value of EA − Ev = 0.045eV in Si:B is assumed.
tion then imposes the charge neutrality, n = p = ni, where
n and p are given by Fermi-Dirac statistics. As illustrated in
Fig. 3, this yields ni-values lying outside the range of IEEE
double-precision arithmetic (10−308 − 10308), e.g. at 4.2 K,
≈ 10−678 cm−3. Therefore, an extension of the arithmetic
precision will also be used in the remainder of this work based
on Boltzmann statistics, since the carrier concentrations are
then expressed through ni.
B. Poisson-Boltzmann equation
Using the Maxwell-Boltzmann approximation of n and p,
validated down to deep-cryogenic temperatures in the previous
section, we combine the 1D Poisson equation with Boltzmann
statistics, which leads to
∂2ψ(y)
∂y2
= − q
εsi
(
−nie
ψ−Vch
UT + nie
− ψUT −N−A
)
, (4)
where UT , kT/q is the thermal voltage. The first term on the
RHS of equation (4) represents the electron contribution, n,
and the second term the hole contribution, p. The intrinsic car-
rier concentration is given by ni =
√
NcNv exp(−Eg/2kT ),
with Eg the bandgap, and Nc and Nv the effective density-of-
states in the conduction band and valence band respectively.
The temperature-dependency of Eg as described by Varshni
[44] is used. The extremely small, but finite value of ni at
deep-cryogenic temperatures cannot be assumed zero—which
would be equivalent to the zero-Kelvin approximation [40]
or considering f(E) as a step function—since this leads
to zero mobile carrier concentrations independently of the
potential. This is irreconcilable with the observed field-effect
and correct functioning of the MOS transistor at 4.2 K [3], [5].
For UT small, the exponential factor has a very big dynamic
range when ψ changes during MOS transistor operation, large
enough to overrule ni in the multiplication.
1) Derivation of the electric field at the surface: Introducing
(2) for N−A in Eq. (4), and then multiplying (4) on both sides
with 2(∂ψ/∂y) gives
∂
∂y
[(
∂ψ(y)
∂y
)2]
=
2q
εsi
(
nie
ψ−Vch
UT − nie−
ψ
UT
+
NA
1 + gAe
ψA−(ψ−Vch)
UT
)
∂ψ
∂y
.
(5)
Integrating (5) from bulk to surface with E = −∂ψ/∂y and
Eb = 0 yields
E2s =
2q
εsi
∫ ψs
ψb
(
nie
ψ−Vch
UT − nie−
ψ
UT
+
NA
1 + gAe
ψA−(ψ−Vch)
UT
)
dψ.
(6)
In (6) the additional potential dependence due to field-assisted
ionization of the dopants can be straightforwardly integrated
as well, i.e. by replacing NA with NA{1+gA exp[(ψA−(ψ−
Vch))/UT ]−gA exp[(ψA− (ψ−Vch))/UT ]} in the numerator
of the third term and splitting the resulting integral. This gives
an expression for the square of the electric field at the surface,
E2s =
2qniUT
εsi
(
e
ψs−Vch
UT − e
ψb−Vch
UT + e
− ΨsUT − e−
Ψb
UT
)
+
2qNA
εsi
[
ψs − ψb − UT ln fs(EA)
fb(EA)
]
,
(7)
where ψb , (EF,b − Ei)/q is the bulk potential and ψs ,
(EF,s−Ei)/q the surface potential, as indicated in Fig.1. EF,s
denotes the Fermi-level at the surface, and EF,b the Fermi-
level in the bulk. The logarithmic term in (7) is the contribution
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of incomplete ionization, where
fs(EA) ,
1
1 + gAe
EA−EF,s
kT
=
1
1 + gAe
ψA−(ψs−Vch)
UT
(8)
the Fermi-Dirac ionization probability at the surface, and
fb(EA) ,
1
1 + gAe
EA−EF,b
kT
=
1
1 + gAe
ψA−ψb
UT
, (9)
the Fermi-Dirac ionization probability in the bulk, assuming
that Vch is zero in the bulk. Both ionization probabilities
are qualitatively shown in Fig. 1. If complete ionization is
assumed, then fs(EA) = fb(EA) = 1 and the incomplete
ionization term cancels in (7), leading to the expression
widely-used at RT [27], [28]. The surface-ionization proba-
bility fs(EA) is plotted in Fig. 4 as a function of thermal and
field-assisted ionization. Immediately evident is that freeze-
out at the surface (arbitrarily defined when fs(EA) < 0.2)
is only present when the temperature is below ≈ 50 K and
the potential is close to the flatband condition (ψs ≈ ψb).
Above ψb, the ionization probability rapidly transitions to one
due to field-assisted ionization. This transition corresponds
to the bending of EA under EF at the surface in Fig. 1.
Therefore, complete ionization is a valid approximation even
at deep-cryogenic temperatures, although the shift in EF
due to incomplete ionization (Fig. 2a) should be taken into
account since it affects the threshold voltage. This EF -shift
can be quantified by using fb(EA) from (9) in the bulk
charge neutrality condition, pp = N−A , which leads to the
quadratic equation exp(2ψb/UT ) − (ni/NA) exp(ψb/UT ) −
(gA/NA) exp(ψA/UT ) with as solution,
ψb = UT ln
ni
NA
+ UT ln
1 +
√
1 + 4NAni gAe
ψA
UT
2
. (10)
The second term in (10) is the shift of EF by including
incomplete ionization, which is only dependent on temperature
and doping. Assuming complete ionization, i.e. gA = 0, the
well-known UT ln(ni/NA) is obtained.
2) Derivation of the charge densities: Applying the Gaussian
law over the semiconductor body in Fig. 1, the total semi-
conductor charge density per unit area, Qsc, is obtained by
Qsc = −εsiEs, with Es given by (7). The obtained Qsc is
plotted in Fig. 5a at RT, 77 K, and 4.2 K. For 77 K and 4.2 K,
small kinks are noticeable close to ψb due to the transition
from incomplete to complete ionization when EA bends under
EF at the surface (EF,s), or equivalently, ψs becomes less
negative than ψA. Above this transition, fs(EA) ≈ 1 according
to (2). At RT, EF lies above EA in the flatband condition
(see Fig.2b) and hence no transitional kink is noticeable.
There is however a ψb-shift also at RT due to incomplete
ionization according to (10). Note that for complete ionization
(dashed lines) no kinks are observed since the logarithmic term
cancels in (7). Assuming the charge-sheet and fully-depletion
approximations [27], the fixed charge density per unit area,
Qf , is given by
Qf = −εsi
√
2qNA
εsi
(
ψs − ψb
)− 2qNAUT
εsi
ln
fs(EA)
fb(EA)
. (11)
Fig. 3. The intrinsic carrier concentration reaches extremely small
values at 4.2 K, left: Fermi-Dirac distribution function approaching a
step function at 4.2 K, middle: density-of-states in the conduction band,
right: overlap between the density-of-states in the conduction band and
the Fermi-Dirac distribution function at 4.2 K, 77 K and room temper-
ature (RT). The overlap function gc(E) × f(E) becomes extremely
small in magnitude and very peaked at 4.2K. The area under the
overlap function is equal to the intrinsic carrier concentration. Bandgap
temperature-dependency used from Varshni [44] and effective mass
values from Pierret [39].
Relying on the charge neutrality, the mobile charge density
per unit area, Qm, can be obtained from Qm = Qsc − Qf ,
resulting in Eq.(12). Qm is plotted in Fig. 6a for RT, 77 K, and
4.2 K. As can be observed in this figure, incomplete ionization
does not affect the turn-on rate of Qm, but contributes a small
decrease in the charge threshold voltage, due to the shift of
the EF -position closer towards the conduction-band edge as
shown in Fig. 2a and derived in (10).
Therefore, from this section we conclude that incomplete
ionization cannot explain the offset between the measured
subthreshold swing at 4.2 K and the thermal limit. As we will
show in the next section, the temperature-dependent occupa-
tion of interface charge traps can degrade the subthreshold
swing down to 4.2 K.
3) Interface charge traps: Defects and lattice breaking at
the oxide-semiconductor interface introduce trap energy levels,
Et, in the bandgap which degrade the control of the gate-
to-bulk voltage, VGB, over the channel. In what follows, the
Fermi-Dirac occupation of interface traps, f(Et), is included
in the surface-boundary condition and the effect on the Qm
turn-on rate is analyzed at 4.2 K. The surface-boundary
condition, i.e. the link between VGB and ψs, is given by
VGB = VFB + εsiEs/Cox + (ψs−ψb) where Cox is the oxide
capacitance per unit area, and VFB is the flatband voltage,
given by VFB , φms − Qit/Cox [27], [28]. Here Qit is
the interface trap charge density per unit area. We consider
the summation of the discrete acceptor trap energy levels (all
donor states are occupied and neutral during turn-on in nMOS
[28]). Each discrete trap-energy-level, Et,j , at position j in the
bandgap has its particular N it,j-value assigned to it, where
N it is the density-of-interface-traps per unit area. Qit can then
be expressed as Qit = −q
∑N
j N it,jfs(Et,j) where N is the
number of interface traps, and
fs(Et,j) =
1
1 + gte
Et,j−EF,s
kT
=
1
1 + gte
ψt,j−(ψs−Vch)
UT
, (13)
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Qm = −εsi
√√√√2qniUT
εsi
(
e
ψs−Vch
UT − e
ψb−Vch
UT
)
+
2qNA
εsi
[
ψs − ψb − UT ln
fs(EA)
fb(EA)
]
+ εsi
√√√√2qNA
εsi
[(
ψs − ψb
)− UT ln fs(EA)
fb(EA)
]
(12)
is the Fermi-Dirac occupation probability of the trap energy
level Et,j . The RHS of Eq. (13) is obtained by defining the
trap potentials, ψt,j , (Et,j − Ei)/q [46]–[48]. This leads to
the flatband voltage
VFB=φms +
q
Cox
N∑
j
Nit,j
1 + gt exp{[ψt,j−(ψs−Vch)] /UT } .
(14)
Plotting Qm from (12) versus VGB at 4.2 K in Fig. 6b, includ-
ing four interface traps close to the conduction band, reveals
how each interface trap degrades the turn-on of Qm separately,
as well as the combined effect of the sum of the interface traps.
IV. CURRENT DERIVATION
To derive the current in the linear regime, this core-model
assumes drift-diffusion transport, and does not include ballistic
nor quantum transport. To verify the drift-diffusion transport-
mechanism at cryogenic temperatures, the proposed model for
the drain-to-source current will be experimentally validated in
Section V. Neglecting the hole-contribution to the current, the
expression for the total drain-source current is given by IDS =
−µn(W/L)
∫ VDB
VSB
Qm(Vch)dVch, where the electron mobility
µn is assumed constant along the channel, and W/L is the
device aspect-ratio, as indicated in Fig. 1. In the linear regime,
Qm can be assumed independent of Vch. In this case, the total
drain-source current is given by IDS = −µn(W/L)QmVDS.
In saturation, the integral over Vch cannot be readily solved.
Fig. 4. Dopant ionization at the surface is an interplay between thermal
ionization (T ) and field-assisted ionization (ψs − ψb). Freeze-out is
assumed when 20 % of the dopants are ionized. This happens only
when T is below≈ 50K and close to the flatband condition (ψs ≈ ψb).
Whenψs increases, a rapid transition takes place to complete ionization
for all temperatures. In the flatband condition (ψs = ψb) the ionization
probability at the surface is only due to thermal ionization and equals
the ionization probability in the bulk, fb(EA).
Therefore, starting from the drift-diffusion equation gives
IDS = −W
L
∫ ψs,D
ψs,S
µnQmdψ+
W
L
∫ Qm,D
Qm,S
µnUT dQm. (15)
Assuming a linearization of the mobile charge density with
respect to the surface potential at constant gate voltage [49] in
(15), i.e., Qm = mCox(ψs−ψP), with m , ∂(Qm/Cox)/∂ψs
and ψP the pinch-off potential, and integrating, results in an
expression for the total drain-source current in saturation,
IDS=
W
L
µn
[
−Q
2
m,D −Q2m,S
2mCox
+UT (Qm,D −Qm,S)
]
. (16)
Qm,S and Qm,D are obtained from (12), setting Vch to zero and
VDS respectively. At cryogenic temperature an improvement in
the low-field mobility, µ0, is observed due to a reduction of
the phonon scattering [1], [6]. In addition, the mobility reduces
at higher gate voltage due to surface roughness scattering at
high vertical electric field [1]. This mobility reduction can be
modeled by µn = µ0/(1 + θVGB) where θ is the mobility
reduction factor.
V. EXPERIMENTAL RESULTS AND DISCUSSION
Room temperature and cryogenic measurements were per-
formed on devices fabricated in a 28-nm bulk CMOS pro-
cess. The full set of measurements, measurement set-up, and
characterization were previously reported in [3], [4]. After
measuring at RT, the samples were immersed into liquid
helium (4.2 K) and liquid nitrogen (77 K) baths with a dipstick.
Fig. 7a favorably compares the model with the linear transfer
characteristics (VDB = 20 mV) measured at RT and 4.2 K
on a long nMOS device with W/L = 3µm / 1µm, in linear
and logarithmic scales. The extracted µ0-values from the
model are in accordance with the characterization performed
in [3]. Furthermore Fig. 7b analyzes the effect of incomplete
ionization, interface traps, and mobility, on the current at 4.2 K.
Note that incomplete ionization reduces the threshold voltage,
and interface traps can degrade the subthreshold swing (SS) to
≈ 10 mV/decade. The strong increase in the mobility increases
the on-state current at 4.2 K. Fig. 8 validates the model for the
current in saturation (|VDB| = 0.9 V) using the measurements
performed at RT, 77, and 4.2 K on a long pMOS device
with W/L = 3µm / 1µm, in linear and logarithmic scales. The
metal-semiconductor work function difference, φms, increases
in absolute value at lower temperatures according to the
change in EF -position (Fig. 2).
VI. SUBTHRESHOLD-SWING DERIVATION
In this section a SS-expression including incomplete ioniza-
tion and temperature-dependent interface trapping is derived.
Incomplete ionization is included to prove the minimal influ-
ence on SS shown in Fig.7b. The temperature-dependency
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Fig. 5. (a) Total semiconductor charge density, Qsc, and (b) fixed charge density, Qf , at room temperature (RT, red), liquid-nitrogen temperature
(77K, green), and liquid-helium temperature (4.2K, blue) including incomplete ionization (solid lines) or assuming complete ionization (dashed
lines). The potential is swept starting from the bulk potential, ψb, calculated at a given temperature and doping according to (10). Horizontal arrows
show the shifts in ψb by including incomplete ionization at a given temperature. Skewed arrows in the insets indicate the kinks at 77 and 4.2 K due
to the transition from incomplete to complete ionization when EA bends under EF (Fig. 1).
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ionization (dashed lines). Incomplete ionization yields a small decrease in the charge-threshold voltage, (b) Influence of four single interface traps
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of interface-trap occupation, fs(Et), allows to obtain the
∆SS-offset of ≈ 10 mV/dec above the thermal limit, UT ln 10,
previously observed on long-channel devices [3], [4].
The subthreshold swing, SS, is usually expressed as
nUT ln 10, where the non-ideality factor or slope factor, n, is
given by (∂VGB/∂ψs), describing the deviation from the ther-
mal limit. Assuming fs(Et) from (13) to be one, (∂VGB/∂ψs)
yields 1 +
√
2qNAεsi/
[
Cox(2
√
ψs − ψb)
]
+ qN it/Cox [27],
[50]. However, at 4.2 K, and assuming the highest possible
doping value below the degenerate limit, a large N it-value in
the order of 1013 cm−2 is extracted to accommodate for a SS
of ≈ 10 mV/decade [33], [51], since N it becomes multiplied
with UT in this expression. However, it should be emphasized
that in the used expression for SS, the temperature dependency
of interface-trap occupation is not taken into account. Relying
on drift-diffusion transport in the linear regime and assuming
µ independent of VGB, the subthreshold slope, SS−1, is given
by
SS−1 =
1
ln 10
1
Qm
∂Qm
∂ψs
∂ψs
∂VGB
. (17)
The factor (1/Qm)(∂Qm/∂ψs) is found from (12) by con-
sidering Qm  Qf or Qsc ≈ Qf in the subthreshold region.
After some mathematical manipulation, we find
1
Qm
∂Qm
∂ψs
= qεsi
[
1
QmQf
nie
ψs−Vch
UT
− 1
Q2f
NA
(
1− UT
f(EA)
∂f(EA)
∂ψs
)]
.
(18)
Merging (11) and (18), and inverting, gives
SS =
2NA ln 10
[(
ψs − ψb
)− UT ln f(EA)fb(EA)]
Qf
Qm
nie
ψs−Vch
UT︸ ︷︷ ︸
(a)
−NA
(
1− UTf(EA)
∂f(EA)
∂ψs
) ∂VGB
∂ψs
. (19)
The following relation can be derived for (a) in the above
equation (see Appendix),
nie
ψs−Vch
UT =
Qm
Qf
2NA
[(
ψs − ψb
)− UT ln f(EA)fb(EA)]
UT
. (20)
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Plugging this in (19) one finds
SS = UT ln(10)
1
1−
UT
(
1− UT
fs(EA)
∂fs(EA)
∂ψs
)
2
[(
ψs−ψb
)
−UT ln fs(EA)fb(EA)
]
∂VGB
∂ψs
, (21)
where
∂VGB
∂ψs
= 1 +
√
2qNAεsi
Cox
1− UTfs(EA)
∂fs(EA)
∂ψs
2
√
(ψs − ψb)− UT ln fs(EA)fb(EA)
− q
Cox
∑
j
N it,j
∂fs(Et,j)
∂ψs
.
(22)
follows from the surface-boundary condition derived in
Sec. III-B.3. In the subthreshold region, far above the flatband
condition, fs(EA) = 1 can be assumed (Fig. 4), and UT 
2(ψs − ψb), leading to SS = UT ln 10(∂VGB/∂ψs) with
∂VGB
∂ψs
= 1 +
√
2qNAεsi
Cox
1
2
√
ψs − ψb
− q
Cox
∑
j
N it,j
∂fs(Et,j)
∂ψs
.
(23)
Taking the derivative of (13), (23) becomes
∂VGB
∂ψs
= 1 +
√
2qNAεsi
Cox
1
2
√
ψs − ψb
+
q
Cox
1
UT
∑
j
N it,j
gt exp[(ψt,j − ψs)/UT ]
{1 + gt exp[(ψt,j − ψs)/UT ]}2 .
(24)
Note the appearance of a factor 1/UT in the third term on the
RHS of (24). Placing a discrete interface trap, ψt,j , at each
ψs-value in the subthreshold region, and assuming a uniform
N it,j-value for each trap, leads to
∂VGB
∂ψs
= 1 +
√
2qNAεsi
Cox
1
2
√
ψs − ψb
+
qN it
Cox
1
UT
gt
(1 + gt)2
.
(25)
The first two terms in (25) yield the non-ideality or slope factor
without interface traps, n0. The SS-expression becomes
SS = n0UT ln 10 +
qN it
Cox
gt
(1 + gt)2
ln 10 (26)
where the second term on the RHS is the sought ∆SS-offset.
The non-ideality factor n0 has an upper bound of 2 mainly
related to doping. Therefore, at 4.2 K, the first term on the
RHS of (26) is limited by 1.6 mV/decade. Note that N it does
not become multiplied with UT in (26). Therefore, assuming
a reasonable value for N it = 3× 1011 cm−2, the second term
gives ≈ 9 mV/decade (with Cox = 20 mF m−2 and gt =4).
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Together they yield the SS-degradation observed on a long
nMOS device at 4.2 K. At 77 K, a similar calculation using
n0 = 1.08 and Nit = 3 × 1011 cm−2 gives 25 mV/dec,
corresponding to the subthreshold swing measured [3] on a
long pMOS device at 77 K (Fig. 8).
VII. CONCLUSION
A theoretical MOS transistor model is developed valid from
room temperature down to liquid-helium temperature. The
model relies on Boltzmann statistics, verified in the limit
to zero Kelvin, and includes incomplete ionization, interface
traps, bandgap temperature dependency, and mobility reduc-
tion. It is evidenced that incomplete ionization maintains the
non-degeneracy of a semiconductor at deep-cryogenic temper-
atures, and leads to a decrease in the threshold voltage on top
of the overall increase due to Fermi-Dirac distribution scaling.
The Fermi-Dirac temperature-dependency of interface-trap oc-
cupation degrades the subthreshold swing down to 4.2 K. An
expression for the subthreshold swing including incomplete
ionization and temperature-dependent interface trapping is
derived. The proposed model builds the indispensable physical
foundation for future low-temperature CMOS circuit design.
APPENDIX
Starting from Qm+Qf = Qsc, we can write (Qm+Qf )2 =
ε2siE
2
s, with Es given by (7). Solving a quadratic equation for
Qm leads to
Qm
Qf
= −1 +
√
1 +
2qniUT εsi
Q2f
e
ψs−Vch
UT (27)
where we neglected the exponential term in ψb/UT . In the sub-
threshold region (Qm  Qf ),
√
1 + x can be approximated
by 1 + x/2 for x→ 0. Using (11) for Q2f leads to (20).
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